atlas

Research map / Architectures and efficiency / RNNs and normalization

Rethinking Circuit Completeness in Language Models: AND, OR, and ADDER Gates

NeurIPS 2025 · Architectures and efficiency › RNNs and normalization · approach: Mechanistic circuit interpretability · 1 citations (OpenAlex)

Read the paperCheck your idea against 108,967 papers

AI-extracted summary. Written by AI from the paper's full text. Numbers and claims can be wrong or missing context, so check the paper before you cite or build on it.

Introduces AND, OR, and ADDER logic gates to decompose circuits, and proposes an Ns+Dn (noising plus denoising intervention) framework that recovers OR gates and yields more complete, faithful, and less random circuits in GPT-2 small.

Problem

Circuit discovery methods based on noising-based intervention lack completeness because they only partially recover OR gates (redundant parallel paths), making circuits unstable across runs and omitting key mechanisms.

Approach

Decompose circuits into AND, OR, and ADDER logic gates via the intersection of noising-based (Ns) and denoising-based (Dn) circuits, and run both interventions in parallel within existing circuit discovery methods so OR gates are recovered and gate types separated, at roughly at most 2x cost.

Key results

Measured effects reported in the paper

What was changedWhereMeasuredEffect
Add denoising-based intervention (Dn) to noising-based intervention (Ns)Circuit discovery methods ACDC, EAP, and EdgePruning · IOI, GT, and syntactic agreementCompletenessHelped
Add Dn to NsACDC, EAP, and EdgePruning circuits · IOIFaithfulness (KL divergence and accuracy)No clear effect
Use Dn instead of NsCircuit discovery methods · IOI, GT, and syntactic agreementFaithfulnessHurt
Ablate either single edge in the AND gate (ablation)GPT2-small AND gate · AND gateΔ KL: 0.50 (1) -> 0.02 (0); 0.50 (1) -> 0.04 (0)Hurt
Ablate either single edge in the OR gate (ablation)GPT2-small OR gate · OR gateΔ KL: 0.28 (1) -> 0.27 (1)No clear effect
Ablate either single edge in the ADDER gate (ablation)GPT2-small ADDER gate · ADDER gateΔ KL: 0.65 (2) -> 0.32 (1); 0.65 (2) -> 0.36 (1)Hurt
Ablate both edges (ablation)GPT2-small AND, OR, and ADDER gates · AND, OR, and ADDER gatesΔ KL: 0.50 (1) -> 0.00 (0); 0.28 (1) -> 0.00 (0); 0.65 (2) -> 0.00 (0)Hurt
Remove two edges rather than one (ablation)ADDER gates · Indirect Object Inference (IOI)Δ KLHurt

Surprising findings

Limitations

Experimental setup

Datasets: IOI greater than (GT) subject-verb agreement (SA)

Benchmarks: IOI greater than subject-verb agreement

Metrics: KL divergence accuracy Hamming distance faithfulness completeness sparsity

Baselines: ACDC EAP EdgePruning

Builds on: ACDC EAP EdgePruning interchange intervention

Closest papers by meaning

Writing a paper in this area? scime draft is a free LaTeX editor with AI included, real-time co-authors and a check of your references and venue rules before you submit. It also imports OpenAI Prism projects.

Open scime draft

Get the next scime Dispatch and a monthly field update

Free. We send a confirmation link first; every email has a one-click unsubscribe. Privacy