atlas

Research map / Learning theory and algorithms / Combinatorial and search optimization

AI-Powered Algorithm-Centric Quantum Processor Topology Design

AAAI 2025 · Learning theory and algorithms › Combinatorial and search optimization · approach: SAT and model counting solvers · 0 citations (OpenAlex)

Read the paperCheck your idea against 108,967 papers

AI-extracted summary. Written by AI from the paper's full text. Numbers and claims can be wrong or missing context, so check the paper before you cite or build on it.

Qtailor uses PPO-based reinforcement learning with a reward-replay mechanism to design quantum processor topologies tailored to individual circuits (degree ≤4), then uses force-directed grid layout to make them manufacturable, reducing mapped circuit depth versus Qiskit/SABRE.

Problem

Qubit mapping for quantum circuits is constrained to fixed processor topologies, and the topology itself strongly affects mapped circuit depth; the paper asks whether tailoring the topology to each circuit reduces depth on noisy processors.

Approach

Treat the qubit coupling graph as the RL environment: an agent (PPO) incrementally adds edges between qubit pairs under a degree-4 constraint, rewarded by mapped-circuit depth change via Qiskit; a reward-replay memory caches action-level rewards to cut costly compilation calls, and a force-directed grid layout makes the resulting topology grid-like with fewer crossings.

Key results

Measured effects reported in the paper

What was changedWhereMeasuredEffect
Use Qtailor's circuit-specific topology instead of Qiskit's fixed grid topologyQuantum circuit mapping · MQT Bench circuitsdepth: 5% to 46%Helped
Use Qtailor's circuit-specific topology instead of Qiskit's fixed grid topologyQuantum circuit mapping · MQT Bench circuitstotal gates: 4.78% to 36.39%Helped
Optimize the topology to reduce gate count with QtailorQuantum circuit execution · 10-qubit circuitsfidelity: 10.91%Helped
Use Qtailor's suggested topology instead of the fixed gridQuantum circuit mapping with Tket · Circuits evaluated with Tketdepth: 39%Helped
Increase circuit gate count while using Qtailor's topologyQtailor · 6-qubit circuits, 60 to 210 gatesdepth reduction versus Qiskit: 31.03%, 31.52%, 33.87% , 39.11%, 39.65% and 40.74%Helped
Add reward replay to PPO (ablation)PPO · Topology-design trainingtraining convergence time: 24%Helped
Add reward replay to PPO (ablation)PPO · Topology-design traininglossNo clear effect

Surprising findings

Limitations

Experimental setup

Datasets: MQT Bench

Benchmarks: MQT Bench circuits (qnn, vqe, ae, ansatz, su2, QFT)

Metrics: circuit depth idle ratio total gate count fidelity

Baselines: Qiskit (SABRE) Tket

Builds on: PPO SABRE force-directed layout MQT Bench

Closest papers by meaning

Writing a paper in this area? scime draft is a free LaTeX editor with AI included, real-time co-authors and a check of your references and venue rules before you submit. It also imports OpenAI Prism projects.

Open scime draft

Get the next scime Dispatch and a monthly field update

Free. We send a confirmation link first; every email has a one-click unsubscribe. Privacy