atlas

Research map / Large language models / Agents, code and math

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation

NeurIPS 2025 · Large language models › Agents, code and math · approach: LLMs for optimization and heuristics · 3 citations (OpenAlex)

Read the paperCheck your idea against 108,967 papers

AI-extracted summary. Written by AI from the paper's full text. Numbers and claims can be wrong or missing context, so check the paper before you cite or build on it.

Introduces CodeV-R1, an RLVR framework for Verilog generation combining a rule-based testbench generator, round-trip NL-code data synthesis with equivalence checking, distillation from DeepSeek-R1, and adaptive DAPO, yielding a 7B model that matches or beats DeepSeek-R1 on RTLLM.

Problem

RLVR for Verilog generation from natural-language specs is hampered by the lack of accurate automated verification for hardware designs, scarcity of high-quality NL-code pairs, and high RL training cost.

Approach

A rule-based testbench generator built on circuit-structure analysis (ports, clocks, resets) gives accurate equivalence rewards; round-trip code->NL->code synthesis filters NL-code pairs by equivalence; distill-then-RL training; and an adaptive DAPO that sets generation batch size from the observed valid-sample ratio to cut sampling cost.

Key results

Measured effects reported in the paper

What was changedWhereMeasuredEffect
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · RTLLM v1.1pass@1: 57.4 -> 72.9Helped
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · VerilogEval v1 Machinepass@1: 76.2 -> 76.5Mixed
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · VerilogEval v1 Humanpass@1: 65.7 -> 69.9Helped
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · VerilogEval v2 SRpass@1: 65.2 -> 68.8Helped
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · VerilogEval v2 CCpass@1: 65.5 -> 69.9Helped
add RL fine-tuning after distillation (ablation)CodeV-R1-7B · RTLLM v2pass@1: 57.2 -> 68.0Helped
remove difficulty filtering from the RL dataset (ablation)CodeV-R1-7B RL training · RL trainingresponse length during trainingHurt
remove round-trip equivalence checking and use pseudo-golden code (ablation)CodeV-R1-7B RL training · RL trainingrewardHurt
adapt generation batch size to valid-sample ratesDAPO · RL trainingspeedup: 1.25×Helped
use rule-based testbench generation instead of DeepSeek-V3-generated testbenchesVerilog equivalence testbench · Golden-vs-golden classificationfalse-negative rate: 7.6% -> 0.3%Helped
use rule-based testbench generation instead of DeepSeek-V3-generated testbenchesVerilog equivalence testbench · Sequential-circuit fuzzinginjected-error detection rate: 40% -> 65%Helped
increase the response-length budget from 4096 to 16384 tokensCodeV-R1-7B · RTLLM v1.1accuracy: 7.1% to 72.9%Helped

Surprising findings

Limitations

Experimental setup

Datasets: GitHub Verilog snippets VerilogEval v1 VerilogEval v2 RTLLM v1.1 RTLLM v2

Benchmarks: VerilogEval v1 VerilogEval v2 RTLLM v1.1 RTLLM v2

Metrics: pass@1 pass@5 pass@10 error rate false negative rate

Baselines: DeepSeek-R1-671B DeepSeek-V3-671B QwQ-32B DeepSeek-R1-Distill-Qwen-32B DeepSeek-R1-Distill-Qwen-7B Qwen2.5-Coder-32B-Instruct Qwen2.5-Coder-7B-Instruct GPT-4o RTLCoder BetterV CodeV CraftRTL

Builds on: DAPO DeepSeek-R1 verl LLaMAFactory Yosys

Closest papers by meaning

Writing a paper in this area? scime draft is a free LaTeX editor with AI included, real-time co-authors and a check of your references and venue rules before you submit. It also imports OpenAI Prism projects.

Open scime draft

Get the next scime Dispatch and a monthly field update

Free. We send a confirmation link first; every email has a one-click unsubscribe. Privacy