atlas

Research map / Architectures and efficiency / RNNs and normalization

Scaling Sparse Feature Circuits For Studying In-Context Learning

ICML 2025 · Architectures and efficiency › RNNs and normalization · approach: Sparse dictionary representations

Read the paperCheck your idea against 108,967 papers

AI-extracted summary. Written by AI from the paper's full text. Numbers and claims can be wrong or missing context, so check the paper before you cite or build on it.

Uses sparse autoencoders and an extended sparse feature circuits method on Gemma 1 2B to find task-execution and task-detection features underlying in-context learning via task vectors.

Problem

Understanding the mechanism behind in-context learning in LLMs, where task vectors are known but not decomposed into interpretable components, and SAEs have not been shown to explain complex end-to-end circuits.

Approach

Introduces Task Vector Cleaning, an optimization that sparsifies SAE decompositions of task vectors while preserving their steering effect, and adapts Sparse Feature Circuits with token-position categorization, a loss modification over all but the first example, and zero ablation to find task-detection and task-execution circuits for ICL.

Key results

Measured effects reported in the paper

What was changedWhereMeasuredEffect
Apply Task Vector Cleaning to the SAE decomposition of task vectorsGemma 1 2B task vectors · Zero-shot task promptsactive SAE feature count: 70%Helped
Apply Task Vector Cleaning across model scales, architectures, and SAE configurationsTask vectors · Zero-shot task promptsactive SAE feature count: 50-80%Helped
Use a 500-node circuitModified Sparse Feature Circuits · ICL tasksfaithfulness: 0.6Helped
Add task-detection feature directions (ablation)ICL circuit in Gemma 1 2B · ICL taskstask-execution feature activationHelped
Ablate features found important for one task (ablation)Extracted ICL task circuits · Other, unrelated ICL tasksfaithfulnessNo clear effect
Ablate features found important for one task (ablation)Extracted ICL task circuits · Closely related tasks, including translation tasksfaithfulnessHurt
Use higher target L0 values for SAEsTask Vector Cleaning · Task vector decompositiontask-loss effectHelped
Use high L0 constraints that drop the shared English-to-foreign translation feature (ablation)Task Vector Cleaning · French and Italian translation taskstask-specific steering effectHurt

Surprising findings

Limitations

Experimental setup

Datasets: task vector datasets from Todd et al. (2024)

Benchmarks: Todd et al. (2024) ICL task suite

Metrics: relative loss change after steering faithfulness fraction of active SAE features activation mass

Baselines: original task vector SAE reconstruction ITO (inference-time optimization)

Builds on: Sparse Feature Circuits task vectors gated SAE transcoders inference-time optimization

Closest papers by meaning

Writing a paper in this area? scime draft is a free LaTeX editor with AI included, real-time co-authors and a check of your references and venue rules before you submit. It also imports OpenAI Prism projects.

Open scime draft

Get the next scime Dispatch and a monthly field update

Free. We send a confirmation link first; every email has a one-click unsubscribe. Privacy