atlas

Research map / Architectures and efficiency / Neural architecture search

Integrated Hardware Architecture and Device Placement Search

ICML 2024 · Architectures and efficiency › Neural architecture search · approach: Latency-aware architecture search · 0 citations (OpenAlex)

Read the paperCheck your idea against 108,967 papers

AI-extracted summary. Written by AI from the paper's full text. Numbers and claims can be wrong or missing context, so check the paper before you cite or build on it.

Phaze jointly searches accelerator architecture (tensor/vector cores, memory) and distributed device placement for LLM training, using an ILP per-accelerator scheduler and a dynamic program for pipeline/data/tensor parallel placement.

Problem

Hardware accelerator architecture and distributed device placement (data, pipeline, tensor parallelism) for deep learning training have been optimized in isolation, leaving the joint co-optimization unexplored.

Approach

Co-optimizes accelerator architecture and device placement via an ILP that encodes operator finish times as continuous variables (avoiding time-indexed variables), feeding per-layer latencies into a dynamic program for pipeline placement, with an area-based early-stopping architecture search.

Key results

Measured effects reported in the paper

What was changedWhereMeasuredEffect
Co-optimize per-model accelerator architecture and device placement instead of using TPUv4 with expert placementPhaze · All evaluated workloadsaverage throughput: 3.6× higher throughputHelped
Co-optimize a common accelerator architecture and device placement instead of using TPUv4 with expert placementPhaze · All evaluated workloadsaverage throughput: 2.9× higher throughputHelped
Use Phaze device placement with a fixed TPUv4 architectureTPUv4 · Evaluated workloadsthroughputHelped
Co-optimize the common architecture and device placement rather than using the baseline configurationsPhaze · All evaluated workloadsaverage throughput: 1.8× and 2× higher average throughputHelped

Surprising findings

Limitations

Experimental setup

Benchmarks: OPT 350M BertLarge GPT2 1.5B Llama2-7B Megatron 2.5B Megatron 8.3B Megatron GPT3 175B

Metrics: throughput speedup over TPUv4 convergence time

Baselines: TPUv4 Spotlight

Builds on: Piper Alpa WHAM PipeDream-Flush Megatron-LM

Closest papers by meaning

Writing a paper in this area? scime draft is a free LaTeX editor with AI included, real-time co-authors and a check of your references and venue rules before you submit. It also imports OpenAI Prism projects.

Open scime draft

Get the next scime Dispatch and a monthly field update

Free. We send a confirmation link first; every email has a one-click unsubscribe. Privacy